

539,982

10/539982

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
8 July 2004 (08.07.2004)


PCT

(10) International Publication Number
WO 2004/057475 A1

- (51) International Patent Classification⁷: G06F 11/14, G11B 7/00, 19/20, G06F 1/30
- (21) International Application Number: PCT/IB2003/006053
- (22) International Filing Date: 10 December 2003 (10.12.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 02102844.4 20 December 2002 (20.12.2002) EP
- (71) Applicant (for DE only): PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH [DE/DE]; Stein-damm 94, 20099 Hamburg (DE).
- (71) Applicant (for all designated States except DE, US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): LOTZ, Andreas
- (52) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (53) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: MODULE FOR READING A DATA CARRIER



WO 2004/057475 A1

(57) Abstract: A module for reading a data carrier, with a processor arrangement and a memory arrangement, - wherein the module is designed for incorporation in a data processing device, and - wherein the processor arrangement is designed for storing an identification information associated with the data carrier and at least a start information in the memory arrangement when the reading of the data carrier is interrupted.